X. Wu is with the School of Electrical Engineering, Southwest Jiaotong University, Chengdu 610000 China (e-mail: xiajie66wu@gmail.com 
I. INTRODUCTION
T HE MODULAR multilevel converter (MMC) has become the most attractive converter topology for medium/high voltage applications, especially for voltage-sourced converter high-voltage dc (VSC-HVdc) transmission systems because of its modularity and scalability [1] .
One of the main technical challenges associated with the control and operation of the MMC systems is to smoothly precharge the SM capacitors to their nominal voltage during the converter startup process. Considering various MMC systems based on different SM circuits, which have been investigated to block the dc-side short-circuit faults [2] - [5] , precharging process becomes even more complicated. For the MMC-based drive systems, precharging the capacitors during startup process is carried out by absorbing power from the dc-side voltage source, while the MMC-HVdc system can be charged from the ac grid.
The existing startup methods are mainly based on using additional power supplies and/or complex control methods while only considering one type of SM circuit topology. In [6] - [8] , the proposed startup methods only consider half-bridge (HB) MMC systems and charge the SM capacitors from the dc-side voltage source. In [9] and [10] , an auxiliary voltage source is employed to charge the SM capacitors individually, which adds to the system complexity and cost. In [11] - [14] , closed-loop startup control methods are applied to charge the SM capacitors from ac or dc side. However, those closed-loop methods only consider the MMC based on HB SMs and employ additional PI controllers, which limits the application range and increase control complexity. In [15] , the startup issue of a clamp-double (CD) SM-based MMC-HVdc system was investigated and a grouping sequentially controlled charge method was proposed. However, the method is specifically applicable to the MMC with CD SMs, and additional control effort is needed to group and charge the SM capacitors. An offshore integrated MMC multiterminal HVdc system has been investigated in [16] , which analyzed the startup process of multiterminal MMC-HVdc system from the view of system level.
To address the startup challenges of various SM circuits and MMC-based systems, a generalized precharging strategy is proposed in this paper to charge the SM capacitors of the MMC-based systems during startup process, suitable for different startup conditions, i.e., ac-and dc-side startups. Based on the proposed precharging strategy, a generalized startup procedure for various MMC-HVdc configurations is proposed. The proposed strategy is based on adjustment of the number of blocked and bypassed SM capacitors in conjunction with the conventional capacitor voltage sorting algorithm, without using any auxiliary power supplies and/or additional feedback control loop. By using the proposed procedure, the SM capacitors can be charged smoothly to their nominal voltage and the inrush charging current can be limited. The proposed strategy is also applicable to black start applications [9] . In this paper, the uncontrollable steady-state SM capacitor voltages of various MMC-based systems are also analyzed and determined. The effectiveness of the proposed startup strategy is verified by both simulation and experimental results under ac-and dc-side startup processes. This paper is structured as follows. Section II proposes a generalized precharging strategy. Section III develops the startup procedures for various MMC configurations and determines the uncontrollable steady-state voltages for various SM circuits and MMC configurations under different startup conditions. A generalized startup procedure for various MMC-HVdc systems is developed in Section IV. Section V analyzes the precharging time. The simulation and experimental results of the proposed startup strategy are presented in Sections VI and VII, respectively. Section VIII concludes this paper.
II. PROPOSED PRECHARGING STRATEGY
A schematic diagram of an MMC is shown in Fig. 1 . The MMC consists of two arms per phase, where each arm comprises N series-connected, nominally identical, HB SMs, and a seriesconnected inductor. The details of operation of the MMC have been described in [1] and are not repeated here.
To start up an MMC, the following two stages need to be considered.
1) Uncontrollable precharging (Stage I): During this stage, the SMs are not controllable and all the switches are blocked. The charging current from either the ac or the dc side flows through the antiparallel diodes to charge the SM capacitors to an uncontrollable steady-state voltage V
I,SS
C . Since the system is uncontrollable, to limit the inrush charging current, a current-limiting resistor arranged in the dc side, ac side, or the arm loops is employed [8] , [11] , [15] . the SMs can be controlled to be in the inserted, bypassed, or blocked state. For the proposed precharging strategy, two operating states are defined, which are as follows.
1) Blocked SM capacitor (charging state): In an HB SM, both S1 and S2 are OFF, and its equivalent circuit is shown in Fig. 2 . During this state, the SM capacitor is only charged when the arm current is positive. 2) Bypassed SM capacitor (bypassing state): In an HB SM, S1 is OFF and S2 is ON, and its equivalent circuit is shown in Fig. 2 . Ideally, the SM capacitor voltage is kept unchanged. The idea of the proposed precharging strategy is based on control of the number of blocked and bypassed SM capacitors in conjunction with the conventional SM capacitor voltage sorting algorithm. In this way, all SM capacitors can be charged to their nominal voltage V nom C . When the MMC is connected to a dc voltage source at its dc side or to an ac voltage source at its ac side, a steady-state voltage V arm is established across each arm, as shown in Fig. 3 . Each SM capacitor is charged to a certain voltage level, which is usually less than its nominal value during 
As shown in Fig. 3 , when all the SM capacitors are charged to their nominal voltage V nom C , the corresponding reference value of N BLK is given by
where V arm depends on various operating conditions and will be discussed in the following sections Besides the HB SM, other SM circuits including the fullbridge (FB), the unipolar-voltage FB (UFB), the CD, the threelevel/five-level cross-connected (3LCC/5LCC) SMs can be also used for the purpose of dc-fault blocking [2] , [4] , [18] . Although the circuit topologies of the aforementioned SMs differ from the HB SM, the capacitors in these SMs can be controlled either in the blocked (charging) or bypassed state when all conducting switches are always turned ON, which have the same behavior of the HB SM. Considering various SM circuits, a general startup precharging procedure is developed and described in Fig. 4 
III. STARTUP PROCEDURES FOR VARIOUS MMC CONFIGURATIONS

A. DC-Side Startup
Due to a positive dc-bus voltage on the dc side of the MMC in Fig. 1 , a positive arm voltage is generated and given by Regardless of the SM circuit topology, the charging current is positive to charge the SM capacitors. To charge the SM capacitors to their nominal voltage, the corresponding reference number of the blocked SM capacitors is
Before starting up, during Stage I, all SM capacitors can be charged to the uncontrollable steady-state voltage V I,SS C . Then, when all SM circuits are controllable, the precharging process will enter into Stage II. Under this condition, the initial voltage of all SM capacitors for controllable startup (V ini C ) is equal to V
I,SS
C , which is given by
which is only half of the nominal capacitor voltage. If the dc-bus voltage is not at its nominal value, the MMC can be still started up by choosing appropriate N BLK based on (4). Thus, by the proposed startup strategy, a black start [9] can be realized with a low dc-bus voltage (i.e., V dc = 2V 
B. AC-Side Startup
When the ac side of the MMC is connected to an ac grid/voltage source, the arm voltage is determined by the acside line-to-line voltage and the SM circuit topologies.
1) Startup Procedure for the HB-MMC:
For the HB-MMC, the charging circuit can be regarded as an uncontrolled rectifier. 
By properly controlling N BLK from N C to N ref BLK , the SM capacitors can be smoothly charged to their nominal voltages.
2) Startup Procedure for the FB-MMC:
For the FB-MMC, during Stage I, the ac-side current uncontrollably charges the SM capacitors in both phase-a and phase-b arms, as shown in Fig. 6 . Thus, during uncontrollable precharging stage, when blocking all SMs, the maximum available charging voltage across each arm is V LL /2. The steady-state SM capacitor voltage during Stage I is
After Stage I, when all SMs are controllable, the conducting switches (i.e., S4 in Fig. 6 ) are turned ON. The ac-side current flows through the antiparallel diodes of one arm and charge the SM capacitors in the other arm, which has similar charging behavior of the HB-MMC. The SM capacitors are charged to the initial voltage
for controllable startup, which is the same as that of the HB-MMC. Thus, when all SM capacitors are charged to their nominal voltage, the corresponding reference number of the blocked SM capacitors can be chosen the same as that of the HB-MMC, i.e., N
For the UFB, 3LCC, and 5LCC SMs in [4] , similar procedures are applied.
3) Startup Procedure for the CD-MMC: For the CD-MMC, during Stage I, the ac-side current uncontrollably charges the SM capacitors in both phase-a and phase-b arms, as shown in Fig. 7 . However, when the arm current is negative, every two capacitors connected in parallel in each SM are charged. The equivalent number of SM capacitors in charging loop is to the uncontrollable steady-state voltage
Subsequent to Stage I, when all SMs are controllable, all conducting switchs (i.e., S5 in Fig. 7 ) are turned ON and the SM capacitor voltages reach the initial voltage
for controllable startup, which is the same as that of the HB-MMC. Therefore, the startup procedure for the CD-MMC is similar to that of the FB-MMC.
4) Startup Procedure for the Hybrid MMC:
As shown in Fig. 8 , for a hybrid MMC consisting of N HB HB and N FB FB SMs in each arm [4] , [18] , the HB SMs are charged only when the arm current is positive while FB SMs are charged when the arm current is either positive or negative during Stage I. Therefore, the capacitors in the FB SMs are charged doubled compared to the other capacitors in the HB SMs. Consequently, the HB and FB SM capacitor charges are respectively expressed by
where Q p and Q n are the charges of the associated SM capacitor when the arm current is in its positive and negative half cycle, respectively. For the same positive arm current, Q p,HB = Q p,FB . Since the capacitor in the HB SM is bypassed when the arm current is negative, Q n,HB = 0. 
Considering the steady-state condition, when phase-a current is negative, the capacitors in FB SMs of phase-a and those in HB and FB SMs of phase-b support the line-to-line voltage V LL . Similar situation happens when phase-a current is positive. Thus, the second relationship of uncontrollable steady-state capacitor voltage during Stage I is
Base on (11) and (12), the uncontrollable steady-state capacitor voltages of the HB and FB SMs are respectively described by
Subsequent to Stage I, when all SMs are controllable, all conducting switches in the FB SMs are turned ON and, consequently, each SM capacitor can be charged to
, which is the same as that of the HB-MMC.
For other SM circuits, the startup procedure is similar to that of the HB-FB hybrid MMC. The only difference is the uncontrollable steady-state SM capacitor voltage V I,SS C during Stage I, which depends on the number of various types of SMs and their circuit topologies.
IV. STARTUP PROCEDURES FOR THE MMC-HVDC SYSTEMS
In this paper, the following startup process of the MMCHVdc system of Fig. 9 is investigated. The ac side of MMC-1 is connected to an ac grid/voltage source. Once MMC-1 starts up from its ac side and the dc-bus voltage is built up, MMC-2 can start up from its dc side. Thus, MMC-1 experiences an acside startup process while MMC-2 starts up from its dc side. A generalized startup procedure for various MMC-HVdc systems is proposed as follows. As shown in Fig. 9 , the steady-state dc-bus voltage is calculated by
where 
The steady-state values of the dc-bus voltage, capacitor voltages, and the number of blocked SM capacitors are summarized in Table I .
For the hybrid MMC-HVdc system consisting of N HB HB SMs and N FB FB SMs, prior to turning ON the conducting switches in FB SMs, based on (15), the dc-bus voltage during Stage I is calculated by
The above analysis is applicable to the hybrid MMC-HVdc systems with other types of SM circuits. Once all conducting switches are turned ON, the charging procedure becomes similar to that of the HB-MMC-HVdc system.
V. PRECHARGING TIME ANALYSIS
To estimate the precharging time, the equivalent charging circuit is derived, as shown in Fig. 10 . The precharging time is determined by the impedance of charging circuit, especially by circuit resistance and capacitance. The arm inductor is used to smooth the charging current and can be neglected during the precharging time analysis. As shown in Fig. 10 , the equivalent resistance R eq,arm includes the resistances of inductors and transmission lines, the current-limiting resistance, the conduction resistances of semiconductor switches, and equivalent series resistances of capacitors. The equivalent capacitance C eq,arm can be derived by energy balance. When N BLK capacitors are blocked and charged, the steady-state capacitor voltage is The sum of energy stored in the SM capacitors is equal to the energy stored in the equivalent capacitor, which is described by
The equivalent arm capacitance is
A. DC-Side Precharging
For dc-side precharging, V arm is half of the dc-bus voltage, as shown in Fig. 10(a) . During uncontrollable charging stage, all capacitors are inserted and N BLK = N C . The capacitor voltage can be expressed as . When the number of the blocked SM capacitors is changed from N BLK + 1 to N BLK , the SM capacitor voltage is described by
where C eq,arm is calculated by (23).
The time constant of the circuit of Fig. 10(a) is defined as τ eq,arm = R eq,arm C eq,arm . When charging time t = 3τ eq,arm , e − t τ eq,arm is less than 0.05 and, as an assumption, the steady-state condition is reached.
To verify the precharging time analysis, the simulation results of dc-side precharging are shown in Fig. 11(a) based on a HB-MMC system, which consists of four SMs in each arm. For the uncontrollable precharging stage, the current-limiting resistor is inserted into the charging loop. The equivalent resistance R eq,arm is 12 Ω. For the controllable precharging stage, when the current-limiting resistor is bypassed by the circuit breaker, the R eq,arm is 2 Ω. The SM capacitor is 1000 μ F. The dc source voltage is 160 V. During the controllable precharging stage, the N BLK is gradually reduced from 4 to 2.
1) Uncontrollable stage: C eq,arm = 1000×4 4 2 μF. The time constant is 3 ms. After 9 ms (3τ eq,arm ), the capacitor voltage can reach its steady-state value, as shown in Fig. 11(a) . μF. The time constant is 2 ms. After 6 ms (3τ eq,arm ), the capacitor voltage can reach its steady-state value.
B. AC-Side Precharging
For ac-side precharging, during the uncontrollable precharging stage, the current-limiting resistor and all capacitors in the fault-blocking SMs are inserted in the charging circuit loop before turning ON the conducting switches. During the controllable precharging stage and all conducting switches are ON, the MMCs with various SMs have the same behavior of the HB-MMC and the associated equivalent circuit is shown in Fig. 10(b) . The capacitors are charged only when the line-to-line voltage is higher than the voltage of equivalent capacitor V C,eq . If the time constant of the equivalent circuit of Fig. 10(b) is small, the capacitors can be charged to their steady-state voltages within one line cycle. If the time constant of the equivalent circuit is large, multiple line cycles are required to charge the capacitors to their steady-state voltages.
The simulation results are shown in Fig. 11(b) and (c) based on the HB-MMC system used in dc-side precharging analysis. The RMS value of the line-to-line voltage is 56.6 V and the arm inductance is 5 mH. During the controllable precharging stage, N BLK is gradually reduced from 4 to 2. As shown in Fig. 11(b) and (c), when N BLK = 3, the time constant is small (0.89 ms) and the capacitors can be charged to their steady-state voltage within one cycle. When N BLK = 2, the time constant is large (2 ms) and two cycles are needed to charge the capacitors to their steady-state voltage. As shown in Fig. 11(c) , during the first cycle, the capacitor voltage is charged to 38.2 V within 2.72 ms, which is less than the steady-state voltage 40 V. Once the line-to-line voltage is less than V C,eq , the charging process stops and the second cycle is needed to charge the capacitors.
VI. STUDY RESULTS
In this section, performance of the proposed strategy for various MMC-HVdc systems with different SM circuits is evaluated based on simulation studies in the PSCAD/EMTDC software environment. The study system parameters are the same as those used in [4] . Fig. 12 shows the startup process of the HB-MMC system from its dc side. During Stage I, the SMs are uncontrollable and the current-limiting resistor is inserted to limit the charging current. The SM capacitor voltages are charged to their uncontrollable steady-state voltage V I,SS C = V dc 2N C = 1.5 kV at t = 0.5 s. During Stage II, the SMs are controllable and the current-limiting resistor is bypassed. From t = 0.5 s, as shown in Fig. 12(a) and Fig. 12(c) Fig. 12(b) . As expected, the startup process of the MMCs and the hybrid MMCs based on the SMs with fault-blocking capability is similar to that of the HB-MMC.
A. Startup Process of an MMC From the DC Side
B. Startup Process of an MMC From AC Side
In Fig. 13 , the ac-side startup process of the HB-MMC system is shown. During Stage I (prior to t = 1 s), the Fig. 13(a) and Fig. 13(d) . The arm and ac-side currents are limited by the changing rate of N BLK , as shown in Fig. 13(b) and (c) . After the startup process, the MMC starts to transfer power between ac and dc sides at t = 2.5 s.
The ac-side startup process of the FB-MMC system is illustrated in Fig. 14 Fig. 16(a), (d) , (e), and (h). The arm and ac-side currents are limited by the changing rate of N BLK , as shown in Fig. 16(b)-(d) , (f), and (h). Subsequent to the startup process, the MMC-HVdc system starts to transfer power between two ac systems at t = 1.8 s.
C. Startup Process of the MMC-HVDC System
For the dc-side precharging, the capacitors of three phases are charged simultaneously. For ac-side precharging, the line-to-line voltages can charge all capacitors within one line cycle. Thus, all capacitors in three phases can be charged almost simultaneously, which will not lead to triple precharging time. As shown in Fig. 17 , all capacitors can be charged to their nominal voltage almost at the same time.
In Fig. 18 , the startup process of the FB-MMC-HVdc system is shown. As shown in Fig. 18(a) , the SMs in MMC-1 are precharged to the uncontrollable steady-state voltage V Fig. 18 . For the UFB, 3LCC, and 5LCC SM-based MMC-HVdc systems, the startup process is similar to that of the FB-MMC-HVdc system.
For the CD-MMC-HVdc system, the startup process is similar to that of the FB-MMC-HVdc system. The difference is the dc- Fig. 20(c) and (e). Subsequent to t = 0.6 s, the currentlimiting resistor is bypassed and the number of blocked SM 
VII. EXPERIMENTAL VERIFICATION
A scaled-down prototype has been built to verify the proposed precharging strategy. The main circuit parameters are listed in Table II . The photo of the experimental prototype is shown in Fig. 21 . The prototype configurations of ac-side precharging and dc-side precharging are shown in Fig. 22(a) and (b) , respectively. For ac-side precharging, the ac-side line-to-line voltage is 50 V and the nominal capacitor voltage is 35 V. For dc-side precharging, the dc source voltage is 160 V and the nominal Fig. 23 , when N BLK is gradually reduced from 4 to 2, the SM capacitors can be charged smoothly to their nominal voltages. Thus, the experimental results of Fig. 23 verify the effectiveness of the proposed precharging strategy.
VIII. CONCLUSION
In this paper, a generalized precharging strategy is proposed for the MMC-based systems built upon various SM circuits under ac-and dc-side startup conditions. The uncontrollable steady-state capacitor voltages of various MMC-based systems are investigated for potential use of SM design. Based on the proposed precharging strategy, a generalized soft start procedure for various MMC-HVdc configurations is also proposed. The proposed startup strategy can smoothly charge the SM capacitors without using any additional feedback control loop, extra measurements and/or auxiliary power supplies. Moreover, the proposed strategy is also applicable to the black start applications. Effectiveness of the proposed strategy for various MMC/MMC-HVdc systems under ac-and dc-side startup conditions, is evaluated based on time-domain simulation studies in the PSCAD/EMTDC software environment and experimental results. The study results demonstrate the proposed strategy can charge the SM capacitors smoothly and limit the inrush charging current during the startup process for various MMC and MMC-HVdc configurations under different startup conditions. Xiajie Wu was born in Panzhihua, Sichuan China, in 1989. He received the B.S. degree in electrical engineering from Southwest Jiaotong University, Chengdu, China, in 2012, where he is currently working toward the Ph.D. degree in electrical engineering.
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